Why is only one memory bank accessed during a single read or write operation?

💡 The Answer

• SDRAM design restricts data access to a single bank per operation.
• This simplifies the memory controller's data routing and timing.
• Only one bank's row and column are activated for each transfer.
• Accessing multiple banks simultaneously would require complex arbitration.
• The memory bus width matches the single bank's column or row bits.