Why does the number of bits in a column or row per bank equal the memory bus width?

💡 The Answer

• In a single access, the entire data from one column or row is transferred.
• That data amount must match the width of the memory bus.
• The bus width is the number of bits communicated per clock cycle.
• This equality ensures efficient data transport between memory and processor.