How Many Banks Are Accessed per Memory Operation?

💡 The Answer

• In a single read or write operation, only one bank is accessed.
• This is true for typical SDRAM and DDR SDRAM.
• Accessing only one bank reduces complexity and possible conflicts.
• The memory bus width corresponds to bits in a column/row of that bank.